


**TD55 ATD55 KT55 DT55 ADT55 KDT55**

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T <sub>j</sub> (°C)	VALUE			UNIT
				Min	Type	Max	
I <sub>T(AV)</sub> I <sub>F(AV)</sub>	Mean on-state current	180° half sine wave 50Hz Single side cooled, T <sub>C</sub> =85°C	125			55	A
I <sub>T(RMS)</sub>	RMS on-state current	Single side cooled, T <sub>C</sub> =85°C	125			86	A
V <sub>DRM</sub> V <sub>RRM</sub>	Repetitive peak off-state voltage Repetitive peak reverse voltage	V <sub>DRM</sub> &V <sub>RRM</sub> tp=10ms V <sub>DSM</sub> &V <sub>RSM</sub> = V <sub>DRM</sub> &V <sub>RRM</sub> +200V respectively	125	600		1800	V
I <sub>DRM</sub> I <sub>RRM</sub>	Repetitive peak current	at V <sub>DRM</sub> at V <sub>RRM</sub>	125			8	mA
I <sub>TSM</sub>	Surge on-state current	10ms half sine wave	125			1.25	KA
I <sup>2</sup> t	I <sup>2</sup> T for fusing coordination	V <sub>R</sub> =60%V <sub>RRM</sub>				7.90	A <sup>2</sup> s*10 <sup>3</sup>
V <sub>TO</sub>	Threshold voltage		125			0.85	V
r <sub>T</sub>	On-state slop resistance					3.47	mΩ
V <sub>TM</sub>	Peak on-state voltage	I <sub>TM</sub> =165A	125			1.50	V
dv/dt	Critical rate of rise of off-state voltage	V <sub>DM</sub> =67%V <sub>DRM</sub>	125			800	V/μs
di/dt	Critical rate of rise of on-state current	From 67%V <sub>DRM</sub> to 165A, Gate source 1.5A t <sub>r</sub> ≤0.5μs Repetitive	125			50	A/μs
I <sub>GT</sub>	Gate trigger current			30		100	mA
V <sub>GT</sub>	Gate trigger voltage	V <sub>A</sub> =12V, I <sub>A</sub> =1A	25	0.8		2.0	V
I <sub>H</sub>	Holding current			20		100	mA
V <sub>GD</sub>	Non-trigger gate voltage	At 67%V <sub>DRM</sub>	125			0.2	V
R <sub>th(j-c)</sub>	Thermal resistance Junction to heatsink	At 180° sine' Single side cooled				0.530	°C /W
V <sub>iso</sub>	Isolation voltage	50Hz, R.M.S, t=1min, I <sub>iso</sub> :1mA(MAX)		2500			V
F <sub>m</sub>	Thermal connection torque(M5)				0.20		N·m
	Mounting torque(M6)				0.30		N·m
T <sub>stg</sub>	Stored temperature			-40		140	°C
W <sub>t</sub>	Weight				100		g
Outline	201F3						

### OUTLINE DRAWING & CIRCUIT DIAGRAM






Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10