






TT40 ATT40 KTT40

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T_j (°C)	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Single side cooled, $T_c=85^\circ C$	125			40	A
$I_{T(RMS)}$	RMS on-state current	as AC switch				87	A
V_{DRM} V_{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	$V_{DRM} \& V_{RRM}$ tp=10ms $V_{DsM} \& V_{RsM} = V_{DRM} \& V_{RRM} + 200V$ respectively	125	600		1800	V
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	125			8	mA
I_{TSM}	Surge on-state current	10ms half sine wave	125			1.00	KA
I^2t	I^2t for fusing coordination	$V_R=60\%V_{RRM}$				5.10	$A^2s * 10^3$
V_{TO}	Threshold voltage	125				0.85	V
r_T	On-state slop resistance					5.57	m
V_{TM}	Peak on-state voltage	$I_{TM}=120A$ 125				1.60	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=67\%V_{DRM}$ 125				800	V/s
di/dt	Critical rate of rise of on-state current	From 67% V_{DRM} to 120A, Gate source 1.5A $t_r = 0.5$ s Repetitive	125			50	A/s
I_{GT}	Gate trigger current	$V_A=12V, I_A=1A$ 25				30	mA
V_{GT}	Gate trigger voltage					0.8	V
I_H	Holding current					20	mA
V_{GD}	Non-trigger gate voltage	At 67% V_{DRM} 125				0.2	V
$R_{th(j-c)}$	Thermal resistance Junction to heatsink	At 180° sine Single side cooled				0.650	°C/W
V_{iso}	Isolation voltage	50Hz, R.M.S, t=1min, I_{iso} :1mA(MAX)	2500				V
F_m	Thermal connection torque(M5)					0.20	Nm
	Mounting torque(M6)					0.30	Nm
T_{stg}	Stored temperature			-40		140	°C
W_t	Weight					100	g
Outline			201F3				

OUTLINE DRAWING & CIRCUIT DIAGRAM



Peak On-state Voltage Vs. Peak On-state Current




Fig.1

Max. junction To case Thermal Impedance Vs. Time




Fig.2

Max. Power Dissipation Vs. Mean On-state Current




Fig.3

Max. case Temperature Vs. Mean On-state Current




Fig.4

Max. Power Dissipation Vs. Mean On-state Current




Fig.5

Max. case Temperature Vs. Mean On-state Current




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10