

USR Semiconductor Co., Ltd

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T_j (°C)	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, $T_{hs}=55^\circ C$	115			828	A
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, $T_{hs}=80^\circ C$	115			552	A
V_{DRM} V_{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	$V_{DRM} \& V_{RRM}$ tp=10ms $V_{DsM} \& V_{RsM} = V_{DRM} \& V_{RRM} + 100V$ respectively	115	800		1800	V
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	115			60	mA
I_{TSM}	Surge on-state current	10ms half sine wave	115			10	KA
I^2T	I^2T for fusing coordination	$V_R=0.6V_{RRM}$				500	A^2s*10^3
V_{TO}	Threshold voltage		115			1.50	V
r_T	On-state slop resistance					0.45	$m\Omega$
V_{TM}	Peak on-state voltage	$I_{TM}=2400A, F=21KN$	115			2.58	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=0.67V_{DRM}$	115			500	$V/\mu s$
di/dt	Critical rate of rise of on-state current	From 67% V_{DRM} to 1000A, Gate source 1.5A $t_r \leq 0.5\mu s$ Repetitive	115			600	$A/\mu s$
I_{rm}	Reverse recovery current	$I_{TM}=800A, tp=1000\mu s,$ $di/dt=-40A/\mu s,$ $V_R=50V$	115			75	A
t_{rr}	Reverse recovery time					5	μs
Q_{rr}	Recovery charge					187	μC
t_q	Circuit commutated turn-off time	$I_{TM}=800A, tp=1000\mu s, V_R = 50V$ $dv/dt=30V/\mu s, di/dt=-40A/\mu s$	115	15		35	
I_{GT}	Gate trigger current	$V_A=12V, I_A=1A$	25			40	mA
V_{GT}	Gate trigger voltage					0.9	V
I_H	Holding current					20	mA
V_{GD}	Non-trigger gate voltage	At 67% V_{DRM}	115			0.3	V
$R_{th(j-h)}$	Thermal resistance Junction to heatsink	At 180° sine double side cooled Clamping force 21KN				0.030	$^\circ C / W$
F_m	Mounting force					18	KN
T_{stg}	Stored temperature					-40	°C
W_t	Weight					400	g
Outline	KT44cT						

Outline

