


USR Semiconductor Co., Ltd

T02-XX00
PHASE CONTROL
THYRISTOR

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T _j (°C)	VALUE			UNIT
				Min	Type	Max	
I _{T(AV)}	Mean on-state current	180° half sine wave 50Hz Double side cooled, T _{hs} =55°C	125			377	A
I _{T(AV)}	Mean on-state current	180° half sine wave 50Hz Double side cooled, T _{hs} =80°C	125			282	A
V _{DRM} V _{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	V _{DRM} &V _{RRM} tp=10ms V _{DsM} &V _{RsM} = V _{DRM} &V _{RRM} +100V respectively	125	800		1800	V
I _{DRM} I _{RRM}	Repetitive peak current	at V _{DRM} at V _{RRM}	125			16	mA
I _{TSM}	Surge on-state current	10ms half sine wave	125			4.65	KA
I ² T	I ² T for fusing coordination	V _R =0.6V _{RRM}				108	A ² s*10 ³
V _{TO}	Threshold voltage		125			0.85	V
r _T	On-state slop resistance					1.20	mΩ
V _{TM}	Peak on-state voltage	I _{TM} =840A, F=5.0KN	125			1.85	V
dv/dt	Critical rate of rise of off-state voltage	V _{DM} =0.67V _{DRM}	125			300	V/μs
di/dt	Critical rate of rise of on-state current	From 67%V _{DRM} to 1000A, Gate source 1.5A t _r ≤0.5μs Repetitive	125			300	A/μs
I _{rm}	Reverse recovery current	I _{TM} =500A, tp=1000μs, di/dt=-20A/μs, V _r =50V				100	A
t _{rr}	Reverse recovery time		125			12	μs
Q _{rr}	Recovery charge					600	μC
I _{GT}	Gate trigger current	V _A =12V, I _A =1A	25	30		200	mA
V _{GT}	Gate trigger voltage			0.8		2.0	V
I _H	Holding current			20		150	mA
V _{GD}	Non-trigger gate voltage	At 67%V _{DRM}	125			0.3	V
R _{th(j-h)}	Thermal resistance Junction to heatsink	At 180° sine' double side cooled Clamping force 5.0KN				0.095	°C /W
F _m	Mounting force					3.3	KN
T _{Stg}	Stored temperature				-40		140 °C
W _t	Weight					55	g
Outline		KT19aT					

Outline






Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10